16 GB Per Stack, 3.2 Gbps

Samsung has introduced the industry’s first memory that correspond to the HBM2E specification. The company’s new Flashbolt memory stacks increase performance by 33% and offer double per-die as well as double per-package capacity. Samsung introduced its HBM2E DRAMs at GTC, a fitting location since NVIDIA is one of the biggest HBM2 consumers due to their popular GV100 processor.

Samsung’s Flashbolt KGSDs (known good stacked die) are based on eight 16-Gb memory dies interconnected using TSVs (through silicon vias) in an 8-Hi stack configuration. Every Flashbolt package features a 1024-bit bus with a 3.2 Gbps data transfer speed per pin, thus offering up to 410 GB/s of bandwidth per KGSD.

Samsung positions its Flashbolt KGSDs for next-gen datacenter, HPC, AI/ML, and graphics applications. By using four Flashbolt stacks with a processor featuring a 4096-bit memory interface, developers can get 64 GB of memory with a 1.64 TB/s peak bandwidth, something that will be a great advantage for capacity and bandwidth-hungry chips. With two KGSDs they get 32 GB of DRAM with an 820 GB/s peak bandwidth.

Samsung's HBM2 Memory Comparison
 FlashboltAquaboltFlarebolt
Total Capacity16 GB8 GB8 GB4 GB8 GB4 GB
Bandwidth Per Pin3.2 Gb/s2.4 Gb/s2 Gb/s2 Gb/s1.6 Gb/s1.6 Gb/s
Number of DRAM ICs per Stack888484
DRAM IC Process Technology?20 nm
Effective Bus Width1024-bit
Voltage?1.2 V1.35 V1.2 V
Bandwidth per Stack410 GB/s307.2 GB/s256 GB/s204.8 GB/s

To increase DRAM transfer speed per pin to 3.2 Gbps, Samsung probably had to employ various methods to reduce collateral clock interference between the 5000+ TSVs and ensure clean signals, yet the company does not discuss this in its current announcement. Last year the company did disclose some of the tricks used by its Aquabolt HBM2 DRAMs to increase bandwidth per pin to 2.4 Gbps, so most of these methods have probably evolved in case of the Flashbolt.

In fact, Samsung’s announcement does not state that that the company has started mass production of its Flashbolt HBM2E memory, so it looks like the company has finished development of the technology, but is not yet ready to start shipments of such chips in mass quantities.

Related Reading:

Source: Samsung

ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH51fZBpZqyZnajCr7OMoqWtqp%2BZwqSx0mafm6VimnqnuMCsn5unnKl6rrHMqKmyZWFreqiujGxpZp%2BSpcA%3D